Tech pr0n
  • Communities
  • Create Post
  • Create Community
  • heart
    Support Lemmy
  • search
    Search
  • Login
  • Sign Up
サぺル to FPGAEnglish · 2 years ago

A Single-Cycle 64-Bit RISC-V Register File

danielmangum.com

external-link
message-square
0
link
fedilink
1
external-link

A Single-Cycle 64-Bit RISC-V Register File

danielmangum.com

サぺル to FPGAEnglish · 2 years ago
message-square
0
link
fedilink
It’s a simple question really: how can you read and write to the same register in a single-cycle processor? If you have spent most of your life working with software, it is tempting to think of all events as happening sequentially. However, that sequential model that we have become so familiar with as software engineers is really an abstraction that hardware offers to us to help our simple brains reason about logic.
alert-triangle
You must log in or register to comment.

FPGA

fpga

Subscribe from Remote Instance

Create a post
You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !fpga@tech.pr0n.pl
Visibility: Public
globe

This community can be federated to other instances and be posted/commented in by their users.

  • 1 user / day
  • 1 user / week
  • 1 user / month
  • 1 user / 6 months
  • 4 local subscribers
  • 5 subscribers
  • 16 Posts
  • 3 Comments
  • Modlog
  • mods:
  • naur
  • lemmy
  • BE: 0.19.11
  • Modlog
  • Instances
  • Docs
  • Code
  • join-lemmy.org